| TSTE12 |
Design of Digital Systems , 6 ECTS credits.
/Konstruktion av digitala system/
For:
D
ED
ELE
IT
Y
|
| |
Prel. scheduled
hours: 44
Rec. self-study hours: 116
|
| |
Area of Education: Technology
Main field of studies: Electrical Engineering, Computer Engineering
|
| |
Advancement level
(G1, G2, A): A
|
|
Aim:
The course includes methods and tools for design and implementation of complex electronic systems. The emphasis is put on the design process.
- Design executable models using a hardware descripition language
- Model digital systems at different abstraction levels using an hardware description language
- Perform a project task following a project model
- Use logic synthesis and modelling tools to create prototypes and applications in FPGA and VLSI
- Use VHDL for modelling and synthesis of advanced digital systems
- Know about how IP blocks works and are used in FPGA and VLSI designs
- Know about how FPGA circuits function and can be used
|
|
Prerequisites: (valid for students admitted to programmes within which the course is offered)
Basic courses in digital circuits. Basic courses in programming.
Note: Admission requirements for non-programme students usually also include admission requirements for the programme and threshhold requirements for progression within the programme, or corresponding.
|
|
Supplementary courses:
System Design, CDIO
|
|
Organisation:
Besides lectures, the course includes a laboration series and a small project.
|
|
Course contents:
Design of complex digital systems. Problem definition, specification, design process. Complexity, partitioning, and validation. Hardware description languages, introduction to VHDL.
Behavioral descriptions, modeling techniques, time delays. Test benches and verification methods. Hard real-time systems. Computational properties of algorithms, methods for scheduling, resource allocation and assignment. Synthesis of optimal architectures. Tools for design and simulation. Description of the design process for logic synthesis, optimization for VLSI
implementation. Fast prototyping using FPGA.
|
|
Course literature:
K. L. Short, VHDL for Engineers, Prentice Hall 1997
Svensson T., Krysander C., Projektmodellen LIPS, Studentlitteratur, 2011
|
|
Examination: |
|
Oral presentation of project report
One laboratory course with assignement
|
4 ECTS
2 ECTS
|
| |
|
Grades are given as �?~Fail�?T or �?~Pass�?T. |
Course language is Swedish/English.
Department offering the course: ISY.
Director of Studies: Tomas Svensson
Examiner: Kent Palmkvist
Link to the course homepage at the department
Course Syllabus in Swedish
|